

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	6	(Josh near2 Mastronarde).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 12:58
L2	39	(Aditya near2 Sreenivas).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 12:58
L3	41	(Thomas near2 Piazza).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 12:58
L4	76	L1 or L2 or L3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 12:58
L5	76	L1 or L2 or L3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 12:58
L6	59	((empty or open) near2 page) and (interrupt\$3 same priority)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 12:58
L7	4	L5 and L6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 12:58
L8	7	(((empty or open) near2 page) and (interrupt\$3 same priority)) and (page adj2 miss)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 12:59
L9	2839	(empty or open) near2 page	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:00

L10	15802	interrupt\$3 same priority	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:00
L11	756	page adj2 miss	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:00
L12	7	((empty or open) near2 page) and (interrupt\$3 same priority)) and (page adj2 miss)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:00
L13	59	((empty or open) near2 page) and (interrupt\$3 same priority)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:00
L14	2839	(empty or open) near2 page	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:00
L15	15802	interrupt\$3 same priority	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:01
L16	59	11 and 15	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:01
L17	7	14 and 16	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:01
L18	25043	"711"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:02
L19	362	9 and 18	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:02

L20	13	15 and 19	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 13:02
-----	----	-----------	---------------------------------------------------------	----	-----	------------------

**ACM PORTAL**  
USPTO

Subscribe (Full Service) Register (Limited Service, Free) Login

Search:  The ACM Digital Library  The Guide

+memory +arbitor, +priority interrupt request, arbitration,

## THE ACM DIGITAL LIBRARY

 [Feedback](#) [Report a problem](#) [Satisfaction survey](#)

## Terms used

[memory arbitor priority interrupt request arbitration](#)

Found 2 of 155,867

Sort results by

 Save results to a Binder


Display results

 Search Tips Open results in a new windowTry an [Advanced Search](#)Try this search in [The ACM Guide](#)

Results 1 - 2 of 2

Relevance scale **1** [HW/SW co-design: Automatic generation of bus functional models from transaction level models](#)Dongwan Shin, Samar Abdi, Daniel D. Gajski  
January 2004

Full text available:

[pdf \(53.89 KB\)](#)Additional Information: [full citation](#), [abstract](#), [references](#)[Publisher Site](#)

This paper presents methodology and algorithms for generating bus functional models from transaction level models in system level design. Transaction level models are often used by designers for prototyping the bus functional architecture of the system. Being at a higher level of abstraction gives transaction level models the unique advantage of high simulation speed. This means that the designer can explore several bus functional architectures before choosing the optimal one. However, the proce ...

**2** [Adaptive History-Based Memory Schedulers](#)

Ibrahim Hur, Calvin Lin

December 2004 **Proceedings of the 37th annual International Symposium on Microarchitecture**Full text available:  [pdf \(220.26 KB\)](#) Additional Information: [full citation](#), [abstract](#)

As memory performance becomes increasingly important to overall system performance, the need to carefully schedule memory operations also increases. This paper presents a new approach to memory scheduling that considers the history of recently scheduled operations. This history-based approach provides two conceptual advantages: (1) it allows the scheduler to better reason about the delays associated with its scheduling decisions, and (2) it allows the scheduler to select operations so that they ...

Results 1 - 2 of 2

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)